## JVC

## SERVICE MANUAL CD RECEIVER

## KD-SH77/KD-SH55


Contents Safety precaution ..... 1- 2
Preventing static electricity ..... 1- 3
Disassembly method ..... 1- 4
Adjustment method ..... 1-15
Flow of functional operation until TOC read ..... 1-17
Maintenance of laser pickup ..... 1-19
Replacement of laser pickup ..... 1-19
Description of major ICs ..... 1-20~35

## Safety precaution

§ CAUTION Burrs formed during molding may be left over on some parts of the chassis. Therefore, pay attention to such burrs in the case of preforming repair of this system.
$\lfloor$ CAUTION Please use enough caution not to see the beam directly or touch it in case of an adjustment or operation check.

## Preventing static electricity

## 1.Grounding to prevent damage by static electricity

Electrostatic discharge (ESD), which occurs when static electricity stored in the body, fabric, etc. is discharged, can destroy the laser diode in the traverse unit (optical pickup). Take care to prevent this when performing repairs.
2.About the earth processing for the destruction prevention by static electricity

Static electricity in the work area can destroy the optical pickup (laser diode) in devices such as CD players.
Be careful to use proper grounding in the area where repairs are being performed.

## 2-1 Ground the workbench

Ground the workbench by laying conductive material (such as a conductive sheet) or an iron plate over it before placing the traverse unit (optical pickup) on it.

## 2-2 Ground yourself

Use an anti-static wrist strap to release any static electricity built up in your body.

(conductive sheet) or iron plate

## 3. Handling the optical pickup

1. In order to maintain quality during transport and before installation, both sides of the laser diode on the replacement optical pickup are shorted. After replacement, return the shorted parts to their original condition. (Refer to the text.)
2. Do not use a tester to check the condition of the laser diode in the optical pickup. The tester's internal power source can easily destroy the laser diode.

## 4.Handling the traverse unit (optical pickup)

1. Do not subject the traverse unit (optical pickup) to strong shocks, as it is a sensitive, complex unit.
2. Cut off the shorted part of the flexible cable using nippers, etc. after replacing the optical pickup. For specific details, refer to the replacement procedure in the text. Remove the anti-static pin when replacing the traverse unit. Be careful not to take too long a time when attaching it to the connector.
3. Handle the flexible cable carefully as it may break when subjected to strong force.
4. It is not possible to adjust the semi-fixed resistor that adjusts the laser power. Do not turn it

## Attention when traverse unit is decomposed

*Please refer to "Disassembly method" in the text for pick-up and how to detach the substrate.
1.Solder is put up before the card wire is removed from connector on the CD substrate as shown in Figure.
(When the wire is removed without putting up solder, the CD pick-up assembly might destroy.)
2.Please remove solder after connecting the card wire with when you install picking up in the substrate.


## Disassembly method

## ■Removing the front panel assembly

(See Fig.1)

1. Press the release button in the lower right part of the front panel assembly to unlock.
2. Remove the front panel assembly in the direction of the arrow.

## ■Removing the top chassis

(See Fig. 2 to 6)

- Turn on power.

1. Press the eject button in the upper left part of the front panel assembly to move the assembly as shown in Fig. 2 and turn off power.
2. Remove the two screws $\mathbf{A}$ on the upper side of the body.


Fig. 1


Fig. 2


Fig. 3
3. Remove the three screws B on both sides of the body.
4. Remove the screw $\mathbf{C}$ and the three screws $\mathbf{D}$ on the left side of the body.
5. Remove the two screws $\mathbf{E}$ and the screw $\mathbf{F}$ on the back of the body.
6. Move the top chassis upward and remove it with the CD mechanism assembly. The connector on the CD mechanism assembly is disconnected from connector CN601 on the main board.


Fig. 4


Fig. 5


Fig. 6 (KD-SH77J)


Fig. 6 (KD-SH55J)

## Removing the CD mechanism assembly (See Fig.7)

- Prior to performing the following procedure, remove the top chassis.

1. Remove the three screws $\mathbf{G}$ inside the top chassis and remove the CD mechanisma ssembly.

## ■Removing the motor assembly

(See Fig. 8 to 10)

- Prior to performing the following procedure, remove the top chassis.

1. Disconnect the wire from connector CN703 on the main board.
2. Remove the motor bracket and the spring attached to the arm braket assembly (R).
3. Remove the two screws $\mathbf{H}$ attaching the motor bracket.
4. Remove the washer attaching the clutch assembly and pull out the clutch assembly from the shaft.
5. Remove the two screws I and the motor assembly from the motor bracket.


Fig. 10


Fig. 7


Fig. 8


Fig. 9

## Removing the main board

(See Fig. 11 to 15)

- Prior to performing the following procedures, remove the top chassis and the motor bracket.

1. Disconnect the flexible wire from connector CN701 and CN702 on the main board respectively.
2. Move the front bracket backward until it stops.
3. Remove the four screws $\mathbf{J}$ attaching the arm brackets (L) and (R). Move the right and arm lefter brackets from the rod gear.
4. Remove the rod gear.
5. Remove the screw $\mathbf{K}$ attaching the rear panel to the bottom cover on the back of the body.


Fig. 11


Fig. 12


Fig. 13 (KD-SH55J)
6. Remove the two screws $\mathbf{L}$ and move the main board backwards to release the two joints a. (The main board will be removed with the rear panel and the rear heat sink)
7. Remove the screw $\mathbf{M}$ and $\mathbf{N}$ attaching the rear heat sink.
8. Remove the two screws $\mathbf{O}$ and the screw $\mathbf{P}$ attaching the rear panel. Remove the mainboard (KD-SH55J).
9. Remove the three screws $\mathbf{O}$ and the screw $\mathbf{P}$ attaching the rear panel. Remove the main board (KD-SH77J).


Fig. 15 (KD-SH77J)

## ■Removing the lifter switch board

(See Fig.16)

- Prior to performing the following procedures, remove the top chassis, the motor bracket and the main board.

1. Remove the two screws $\mathbf{Q}$ attaching the lifter switch board.


Fig. 14


Fig. 15 (KD-SH55J)


Fig. 16

## ■Removing the lifter board

(See Fig. 17 to 23)

- Prior to performing the following procedure, remove the top chassis assembly and thefront panel assembly.

1. Disconnect the flexible wire from connector CN702 on the main board.
2. Remove the four screws $\mathbf{R}$ attaching the front bracket on both sides of the body.
3. Push the pin of the joint $\mathbf{c}$ on the front of the front bracket to release the lock lever.


Fig. 17


Fig. 18


Fig. 20
4. Remove the screw $\mathbf{S}$ attaching the lifter board cover in the rear of the front bracket.
5. Release the two joints $\mathbf{d}$ while pushing the front side. Move the lifter board cover inthe direction of the arrow and release the eight joints $\mathbf{e}$.
6. Remove the two screws $\mathbf{T}$ attaching the lifter board on the front of the body.


Fig. 21


Fig. 22


Fig. 23

## <Front panel assembly>

- Prior to performing the following procedure, remove the front panel assembly.


## Removing the front board

(See Fig. 24 and 25)

1. Remove the four screws $\mathbf{U}$ attaching the rear panel to the front panel assembly.
2. Release the eleven joints $\mathbf{f}$ of the front panel and the rear panel.
3. Disconnect the wire from connector CN503 on the front board.
4. If necessary, unsolder connector CN502 on the front board.

## - Removing the volume board

(See Fig. 25 and 26)

- Prior to performing the following procedure, remove the rear panel.

1. Remove the two screws $\mathbf{W}$ attaching the volume board.
2. Disconnect the volume knob, ring lens and volume ring from the volume board.
3. If necessary, unsolder the volume board.

## - Removing the line in board

(See Fig. 25 and 27)

- Prior to performing the following procedure, remove the rear panel.

1. Disconnect the wire from connector CN503 on the front board.
2. Pull out the line in board from the front panel assembly.


Fig. 24


Fig. 25


Fig. 26


Fig. 25

## <CD mechanism section>

## -Removing the CD mechanism control board (See Fig. 1 and 2)

1. Unsolder the part $\mathbf{a}$ and $\mathbf{b}$ on the CD mechanism control board.
2. Remove the stator fixing the CD mechanism control board and the damper bracket (To remove the stator smoothly, pick up the center part).
3. Remove the screw $\mathbf{A}$ attaching the CD mechanism control board.
4. Remove the CD mechanism control board in the direction of the arrow while releasing it from the two damper bracket slots $\mathbf{d}$ and the front bracket slot $\mathbf{e}$.
5. Disconnect the flexible wire from connector on the pickup unit.

ATTENTION: Turn the FD gear in the direction of the arrow to move the entire pickup unit to the appropriate position where the flexible wire of the CD mechanism unit can be disconnected easily.
(Refer to Fig.2)

## - Removing the loading motor

(See Fig. 3 to 5)

- Prior to performing the following procedure, remove the CD mechanism control board.

1. Remove the two springs $f$ attaching the $C D$ mechanism assembly and the front bracket.
2. Remove the two screws B and the front bracket while pulling the flame outward.
3. Remove the belt and the screw $\mathbf{C}$ from the loading motor.


Fig. 1


Fig. 2

■Removing the CD mechanism assembly (See Fig.1, 6 to 9)

- Prior to performing the following procedure, remove the CD mechanism control board and the front bracket (loading motor).

1. Remove the three screws $\mathbf{D}$ and the damper bracket.
2. Raise the both sides fix arms and move the fix plates in the direction of the arrow to place the four shafts $\mathbf{g}$ as shown in Fig. 8 and 9.
3. Remove the CD mechanism assembly and the two springs $h$ attaching the flame.
4. Remove the two screws $\mathbf{E}$ and both sides rear damper brackets from the dampers. Detach the CD mechanism assembly from the left side to the right side.

ATTENTION: The CD mechanism assembly can be removed if only the rear damper bracket on the left side is removed.


Fig. 1


Fig. 6


Fig. 7


Fig. 8


Fig. 9

## Removing the feed motor assembly

(See Fig.10)

- Prior to performing the following procedure, remove the CD mechanism control board, the front bracket (loading motor) and the CD mechanism assembly.

1. Remove the two screws $F$ and the feed motor assembly.

## $\square$ Removing the pickup unit

(See Fig. 10 and 11)

- Prior to performing the following procedure, remove the CD mechanism control board, the front bracket (loading motor), the CD mechanism assembly and the feed motor assembly.

1. Detach the FD gear part of the pickup unit upward. Then remove the pickup unit while pulling out the part i of the FD screw.
ATTENTION: When reattaching the pickup unit,
reattach the part $j$ of the pickup unit,
then the part $i$ of the FD screw.
2. Remove the screw $\mathbf{G}$ attaching the nut push spring plate and the pickup mount nut from the pickup unit. Pull out the FD screw.

## $\square$ Removing the spindle motor

(See Fig. 12 and 13)

- Prior to performing the following procedure, remove the CD mechanism control board, the front bracket (loading motor), the CD mechanism assembly and the feed motor assembly.

1. Turn up the CD mechanism assembly and remove the two springs $\mathbf{k}$ on both sides of the clamper arms. Open the clamper arm upward.
2. Turn the turn table, and remove the two screws $\mathbf{H}$ and the spindle motor.


Fig. 10


Fig. 11


Fig. 12


Fig. 13

## Adjustment method

- Test instruments required for adjustment

1. Digital oscilloscope ( 100 MHz )
2. AM Standard signal generator
3. FM Standard signal generator
4. Stereo modulator
5. Electric voltmeter
6. Digital tester
7. Tracking offset meter
8. Test Disc JVC :CTS-1000
9. Extension cable for check

EXTGS004-26P× 1

Standard measuring conditions

- Standard volume position

Balance and Bass \&Treble volume : Indication"0"
Loudness : OFF
BBE : OFF

- Frequency Band

FM $87.5 \mathrm{MHz} \sim 108.0 \mathrm{MHz}$
MW 520kHz ~ 1620 kHz

- Dummy load

Exclusive dummy load should be used for AM, and FM. For FM dummy load,there is a loss of 6dB between SSG output and antenna input.The loss of 6 dB need not be considered since direct reading of figures are applied in this working standard.

Power supply voltage DC14.4V(10.5~16V)
Load impedance 20Kohm(2 Speakers connection)
Output Level Line out 2.0V (Vol. MAX)

■ How to connect the extension cable for adjusting


## <ERROR CODE of Panel mechanism>

Memory to EEPROM of 6 digits, 1st and 2nd digit are indicate the operation mode when occur the error, 3rd to 6th digit are indicate details of error.
LCD indication time is use lower 2digits of details of error.
This series is indicate ERR XX (XX is error code).
<ex.> When details of error is 0A0001, it is indicate ERR 01, details of error is 0E0031, it is ERR 31. Switch is from this side sequentially PSW1, PSW2,.....PSW6.

| Details of error | Error code |
| :---: | :---: |
| 1. Error of door open (fault of PSW1) |  |
| (1) Time out by PSW1 not changed | 0A0001 |
| (2) PSW1 change during waiting 300ms after open position detected | 0A0002 |
| 2. Error of door close (fault of PSW6) |  |
| (1) Time out by PSW6 not changed | 0B0006 |
| (2) PSW6 change during waiting 300ms after close position detected | 0B0007 |
| 3. Error of shift to DETACH position (fault of PSW5) |  |
| (1) Time out by PSW5 not changed to open side | $0 \mathrm{C0011}$ |
| (2) Shift to open side, pass the DETACH position then detect ANGLE1 | $0 \mathrm{C0012}$ |
| (3) Time out by PSW5 not changed to close side | $0 \mathrm{C0013}$ |
| (4) Shift to close side, pass the DETACH position then detect close position | $0 \mathrm{C0014}$ |
| 4. Error of angle adjustment 4-1 Shift to ANGLE1 (fault of PSW4) |  |
| (1) Time out by PSW4 not changed to shift for open side | 0D0021 |
| (2) Shift to open side, pass the ANGLE1 then detect ANGLE2 | 0D0022 |
| (3) Time out by PSW4 not changed to shift for close side | 0 D 0023 |
| (4) Shift to close side, pass the ANGLE1 then detect DETACH position | 0 D 0024 |
| 4-2 Shift to ANGLE2 (fault PSW3) |  |
| (1) Time out by PSW3 not change to shift for open side | 0E0031 |
| (2) Shift to open side, pass the ANGLE2 then detect ANGLE3 | 0E0032 |
| (3) Time out by PSW3 not changed to shift for close side | 0E0033 |
| (4) Shift to close side, pass the ANGLE2 then detect ANGLE1 | 0E0034 |
| 4-3 Shift to ANGLE3 (fault PSW2) |  |
| (1) Time out by PSW2 not changed to shift for open side | 0F0041 |
| (2) Shift to open side, pass the ANGLE3 then detect OPEN position | 0F0042 |
| (3) Time out by PSW2 not changed for shift for close side | 0F0043 |
| (4) Shift to close side, pass the ANGLE3 then detect ANGLE2 | 0F0044 |
| 5. PSW fault condition at initialize <br> When all PSW is checked immediately after RESET, and the state of SWITCH which cannot be originally is detected, it is displayed as ERR 00. | 000000 |

Flow of functional operation until TOC read


Feed Section


Focus Section


## Spindle Section



## Tracking Section



## Maintenance of laser pickup

(1) Cleaning the pick up lens

Before you replace the pick up, please try to clean the lens with a alcohol soaked cotton swab.
(2) Life of the laser diode When the life of the laser diode has expired, the following symptoms will appear.
(1) The level of RF output (EFM output:ampli tude of eye pattern) will be low.


## Replacement of laser pickup

(3) Semi-fixed resistor on the APC PC board The semi-fixed resistor on the APC printed circuit board which is attached to the pickup is used to adjust the laser power.Since this adjustment should be performed to match the characteristics of the whole optical block, do not touch the semi-fixed resistor. If the laser power is lower than the specified value,the laser diode is almost worn out, and the laser pickup should be replaced. If the semi-fixed resistor is adjusted while the pickup is functioning normally, the laser pickup may be damaged due to excessive current.

Turn off the power switch and,disconnect the power cord from the ac outlet.


## Description of major ICs

## ■ TC9490FA (IC621) : DSP

1. Pin layout \& Block diagram

2. Pin function (1/2)

| No. | Symbol | I/O |  |
| :---: | :---: | :---: | :--- |
| 1 | BCK | O | Bit clock output pin.32fs, 48fs, or 64fs selectable by command. |
| 2 | LRCK | O | L/R channel clock output pin. "L" for L channel and "H" for R channel. |
| 3 | AOUT | O | Audio data output pin. MSB-first or LSB-first selected by command. |
| 4 | DOUT | O | Digital data output pin. Outputs up to double-speed playback. |
| 5 | IPF | O | Correction flog output pin. |
| 6 | VDD3 | - | Digital 3.3V power supply voltage pin. |
| 7 | VSS3 | - | Digital GND pin. |
| 8 | SBOK | O | Subcode Q data CRCC result output pin. "H" level when result is OK. |
| 9 | CLCK | I/O | Sub-code P-W data read clock I/O pin. I/O polarity selectable by command. |
| 10 | DATA | O | Sub-code P-W data output pin. |
| 11 | SFSY | O | Playback frames sync signal output pin. |
| 12 | SBSY | O | Sub-code block sync output pin. |
| 13 | /HSO | O | Playback speed mode flag output pin. |
| 14 | IUHSO | O | Playback speed mode flag output pin. |
| 15 | PVDD3 | - | PLL-only 3.3V power supply voltage pin. |
| 16 | PDO | O | EFM and PLCK phase difference signal output pin. |
| 17 | TMAX | O | TMAX detection result output pin. |
| 18 | LPFN | I | Inverted input pin for PLL RF amp. |
| 19 | LPFO | O | Output pin for PLL LPF amp. |
| 20 | PVREF | - | PLL-only VREF pin. |
| 21 | VCOF | O | VCO filter pin. |
| 22 | AVSS3 | - | Analog GND pin. |
| 23 | SLCO | O | DAC output pin for data slice level generation. |
| 24 | RFI | I | RF signal input pin. |
| 25 | AVSS3 | - | Analog 3.3V power supply voltage pin. |

## 2. Pin function (2/2)

| No. | Symbol | I/O |  |
| :---: | :---: | :---: | :--- |
| 26 | RFCT | I | RFRP signal center level input pin. Function |
| 27 | RFZI | I | RFRP signal zero-cross input pin. |
| 28 | RFRP | I | RF ripple signal input pin. |
| 29 | FEI | I | Focus error signal input pin. |
| 30 | SBADTEI | I | Sub-beam adder signal input pin. |
| 31 | TEI | I | Tracking error input pin. Inputs when tracking servo is on. |
| 32 | TEZI | I | Tracking error signal zero-cross input pin. |
| 33 | FOO | O | Focus equalizer output pin. |
| 34 | TRO | O | Tracking equalizer output pin. |
| 35 | VREF | - | Analog reference power supply voltage pin. |
| 36 | RFGC | O | RF amplitude adjustment control signal output pin. |
| 37 | TEBC | O | Tracking barance control signal output pin. |
| 38 | SEL | O | APC circuit ON/OFF signal output pin. |
| 39 | AVDD3 | - | Analog 3.3V power supply voltage pin. |
| 40 | FMO | O | Feed equalizer output pin. |
| 41 | DMO | O | Disc equalizer output pin. |
| 42 | VSS3 | - | Digital GND pin. |
| 43 | VDD3 | - | Digital 3.3V power supply voltage pin. |
| 44 | TESIN | I | Test input pin. |
| 45 | XVSS3 | - | System clock oscillator GND pin. |
| 46 | XI | I | System clock oscillator input pin. |
| 47 | XO | O | System clock oscillator output pin. |
| 48 | XVDD3 | - | System clock oscillator 3.3V power supply voltage pin. |
| 49 | DVSS3 | - | DA converter GND pin. |
| 50 | RO | O | R-channel data foward output pin. |
| 51 | DVDD3 | - | DA converter 3.3V power supply pin. |
| 52 | DVR | - | Reference voltage pin. |
| 53 | LO | O | L-channel data forward output pin. |
| 54 | DVSS3 | - | DC converter GND pin. |
| 55 | ZDET | O | 1 bit DA converter zero data detection flag output pin. |
| 56 | VSS5 | - | Microcontroller interface GND pin. |
| 57 | BUS0 | I/O | Microcontroller interface data I/O pins. |
| 58 | BUS1 | I/O | Microcontroller interface data I/O pins. |
| 59 | BUS2 | I/O | Microcontroller interface data I/O pins. |
| 60 | BUS3 | I/O | Microcontroller interface data I/O pins. |
| 61 | BUCK | I | Microcontroller interface clock input pin. |
| 62 | /CCE | I | Microcontroller interface chip enable signal input pin. |
| 63 | /RST | I | Reset signal input pin. |
| 64 | VDD5 | - | Microcontroller interface 5V power supply pin. |
|  |  |  |  |
|  |  |  |  |

## UPD784217AGC133 (IC701) : CPU

1. Pin layout

| $\bigcirc 76$ | $\sim$ | 100 |
| :---: | :---: | :---: |
| $\rightarrow$ |  | 0 |
| 1 |  | 2 |
| N |  | v |
| 26 | $\sim$ | 50 |

2. Pin function (1/2)

| Pin No. | Symbol | I/O | Function |
| :---: | :---: | :---: | :---: |
| 1 | SW2 | 1 | CD mecha switch 2 detection signal input |
| 2 | SW3 | 1 | CD mecha switch 3 detection signal input |
| 3 | SW4 | 1 | CD mecha switch 4 detection signal input |
| 4 | REST-SW | 1 | Rest switch detection signal input |
| 5 | LMO | 0 | Loading side motor control signal output |
| 6 | LM1 | 0 | Eject side motor control signal output |
| 7 | NC | 0 | Non connect |
| 8 | ANT REM | 0 | Antenna remote output |
| 9 | VDD | - | 5 V connection |
| 10 | X2 | - | Connect to X'tal for main clock |
| 11 | X1 | - | Connect to X'tal for main clock |
| 12 | VSS | - | Connect to GND |
| 13 | XT2 | - | Connect to X'tal for sub clock |
| 14 | XT1 | - | Connect to X'tal for sub clock |
| 15 | RESET | 1 | Reset detection terminal |
| 16 | SW1 | 1 | CD mecha switch 1 detection signal input |
| 17 | BUS-INT | 1 | J-BUS signal interrupt input |
| 18 | PS2 | 1 | Power save 2 |
| 19~21 | NC | - | Non connect |
| 22 | REMOCON | 1 | Remocon signal input |
| 23 | AVDD | - | 5 V connect |
| 24 | AVREFO | - | 5 V connect |
| 25 | SD/ST | 1 | Station detector, Stereo signal input |
| 26 | MRC DATA | 1 | MRC data input |
| 27 | KEYO | 1 | Key input 0 |
| 28 | KEY1 | 1 | Key input 1 |
| 29 | TEMP | 1 | Temperature data input for contrast correction |
| 30 | LEVEL | 1 | Level meter input |
| 31 | NC | - | Non connect |
| 32 | SM | 1 | S.meter level input |
| 33 | AVSS | - | Connect to GND |
| 34 | INLOCK | 0 | Lock detection output |
| 35 | NC | - | Non connect |
| 36 | AVREF | - | 5 V connect |
| 37 | BUS-SI | 1 | J-BUS data input |
| 38 | BUS-SO | 0 | J-BUS data output |
| 39 | BUS-SCK | I/O | J-BUS clock input/output |
| 40 | STAGE | 1 | H:SH77, L:SH55 |
| 41 | LCD-DA | 0 | Data output for LCD driver |
| 42 | LCD-SCK | 0 | Clock output for LCD driver |
| 43 | LCD-CE | 0 | Chip enable output for LCD driver |
| 44 | BUZZER | 0 | Buzzer output |
| 45 | I2C-DAI | 1 | I2C data input |

2. Pin function (2/2)

| Pin No. | Symbol | I/O | Function |
| :---: | :---: | :---: | :---: |
| 46 | I2C-DAO | 0 | I2C data output |
| 47 | I2C-CLK | 0 | I2C clock output |
| 48 | BUS-I/O | 0 | J-BUS I/O switching output |
| 49 | PM0 | 0 | Panel close side motor control signal output |
| 50 | PM1 | 0 | Panel open side motor control signal output |
| 51 | DACML | 0 | DAC mode control latch |
| 52 | DACMC | 0 | DAC mode control clock |
| 53 | DACMD | 0 | DAC mode control data |
| 54 | DETACH | 1 | Detach signal input |
| 55 | VCR CONT | 0 | VCR control signal output |
| 56~61 | PNL-SW1~6 | 1 | Panel position detection switch 1 to 6 signal input |
| 62 | NC | - | Non connect |
| 63 | SEEK/STOP | 0 | Auto seek / Stop switching output |
| 64 | S MUTE | 0 | Soft mute output for CF switching noise |
| 65 | FM/AM | 0 | FM / AM select output |
| 66 | PLL-CE | 0 | PLL IC control CE output |
| 67 | PLL-DO | 0 | PLL IC control data output |
| 68 | PLL-CLK | 0 | PLL IC control clock output |
| 69 | PLL-DI | 1 | PLL IC control data input |
| 70 | NC | - | Non connect |
| 71 | AMP-KILL | 0 | Power amp ON /OFF select output |
| 72 | VSS | - | Connect to GND |
| 73 | DIM-IN | 1 | Dimmer detection input |
| 74 | PS1 | 1 | Power save 1 |
| 75 | POWER | 0 | Power ON / OFF select output |
| 76 | CD-ON | 0 | CD power supply control signal output |
| 77 | MUTE | 0 | Mute output |
| 78 | W-LPF1 | 0 | Sub woofer cut off frequency control output 1 |
| 79 | W-LPF2 | 0 | Sub woofer cut off frequency control output 2 |
| 80 | W-MUTE | 0 | Sub woofer mute output |
| 81 | VDD | 0 | 5 V connect |
| 82 | VOL-DA | 0 | E. volume IC control data output |
| 83 | VOL-CLK | 0 | E. volume IC control clock data output |
| 84 | CF SEL | 0 | FM band area filter select signal output |
| 85 | PMKICK | 0 | Panel motor kick signal output |
| 86 | EMPH | 0 | CD emphasis output |
| 87 | CS | 0 | DAC chip select |
| 88 | VOL-1 | I | Rotary volume pulse |
| 89 | VOL-2 | 1 | Rotary volume pulse signal input |
| 90 | NC | - | Non connect |
| 91 | BUCK | 0 | Data communication clock output with CD LSI |
| 92 | CCE | 0 | Data communication CE output with CD LSI |
| 93 | LSIRST | 0 | CD LSI reset signal output |
| 94 | TEST | - | Connect to GND |
| 95 | BUSO | I/O | Data communication input/output port 0 with CD LSI |
| 96 | BUS1 | 1/O | Data communication input/output port 1 with CD LSI |
| 97 | BUS2 | I/O | Data communication input/output port 2 with CD LSI |
| 98 | BUS3 | I/O | Data communication input/output port 3 with CD LSI |
| 99 | DISCSEL | I | $\mathrm{H}: 8 \mathrm{~cm}$ disc non correspondence L: 8 cm disc correspondence |
| 100 | CD-RW | 0 | CD-RW select signal output |

■ BA3220FV-X (IC301,IC401) : Line out amp
1.Terminal layout

2.Block diagram


## ■ BR24C16F-X (IC703) : EEPROM

1. Pin layout

2. Pin function

| Symbol | I/O | Function |
| :---: | :---: | :--- |
| VCC | - | Power supply. |
| GND | - | GND |
| A0,A1,A2 | I | No use connect to GND. |
| SCL | I | Serial clock input. |
| SDA | I/O | Serial data I/O of slave and ward address. |
| WP | I | Write protect terminal. |

3. Block diagram


## BU4066BCFV-X (IC322) : Quad analog switch

1. Pin layout \& Block diagram


FAN8037 (IC661) : CD driver

1. Pin layout \& Block diagram

2. Pin function

| $\begin{array}{\|l} \hline \text { Pin } \\ \text { No. } \end{array}$ | Symbol | I/O | Function | Pin | Symbol | I/O | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | IN2+ | 1 | CH2 op-amp input(+) | 25 | D07+ | 0 | CH7 drive output(+) |
| 2 | IN2- | 1 | CH2 op-amp input(-) | 26 | DO6- | 0 | CH6 drive output(-) |
| 3 | OUT2 | 0 | CH2 op-amp output | 27 | DO6+ | 0 | CH6 drive output(+) |
| 4 | IN3+ | 1 | CH3 op-amp input(+) | 28 | PGND2 | - | Power ground2 |
| 5 | IN3- | 1 | Ch3 op-amp input(-) | 29 | DO5- | 0 | CH5 drive output(-) |
| 6 | OUT3 | 0 | CH3 op-amp output | 30 | DO5+ | 0 | CH5 drive output(+) |
| 7 | IN4+ | 1 | CH4 op-amp input(+) | 31 | DO4- | 0 | CH4 drive output(-) |
| 8 | IN4- | 1 | CH4 op-amp input(-) | 32 | DO4+ | 0 | CH4 drive output(+) |
| 9 | OUT4 | O | CH4 op-amp output(+) | 33 | DO3- | 0 | CH3 drive output(-) |
| 10 | CTL1 | 1 | CH5 motor speed control | 34 | DO3+ | 0 | CH3 drive output(+) |
| 11 | FWD1 | 1 | CH5 forward input | 35 | PGND1 | - | Power ground1 |
| 12 | REV1 | 1 | CH5 reverse input | 36 | DO2- | 0 | CH2 drive output(-) |
| 13 | CTL2 | 1 | CH6 motor speed control | 37 | DO2+ | 0 | CH2 drive output(+) |
| 14 | FWD2 | 1 | CH6 forward input | 38 | DO1- | 0 | CH1 drive output(-) |
| 15 | REV2 | 1 | CH6 reverse input | 39 | DO1+ | 0 | CH1 drive output(+) |
| 16 | SGND | - | Signal ground | 40 | PVCC1 | - | Power supply voltage |
| 17 | FWD3 | I | CH7 forward input | 41 | REGOX | 1 | Regulator feedback input |
| 18 | REV3 | 1 | CH7 reverse input | 42 | REGX | 0 | Regulator output |
| 19 | CTL3 | 1 | CH7 motor speed control | 43 | RESX | 1 | Regulator reset input |
| 20 | SB | 1 | Stand by | 44 | VREF | 1 | Bias voltage input |
| 21 | PS | 1 | Power save | 45 | SVCC | - | Signal supply voltage |
| 22 | MUTE | 1 | All mute | 46 | IN1+ | 1 | CH1 op-amp input(+) |
| 23 | PVCC2 | - | Power supply voltage | 47 | IN1- | 1 | CH1 op-amp input(-) |
| 24 | DO7- | 0 | CH7 drive output(-) | 48 | OUT1 | 0 | CH1 op-amp output |

## HA13164 (IC961) : Regulator

1.Terminal layout

2.Block diagram


UNIT R:
C:
C:
3.Pin function
note1) TAB (header of IC)
connected to GND

| Pin No. | Symbol | $\quad$ Function |
| :---: | :--- | :--- |
| 1 | EXTOUT | Output voltage is VCC-1 V when M or H level applied to CTRL pin. |
| 2 | ANTOUT | Output voltage is VCC-1 V when M or H level to CTRL pin and H level <br> to ANT-CTRL. |
| 3 | ACCIN | Connected to ACC. |
| 4 | VDDOUT | Regular 5.7V. |
| 5 | SW5VOUT | Output voltage is 5V when M or H level applies to CTRL pin. |
| 6 | COMPOUT | Output for ACC detector. |
| 7 | ANT CTRL | L:ANT output OFF, H:ANT output ON |
| 8 | VCC | Connected to VCC. |
| 9 | BATT DET | Low battery detect. |
| 10 | AUDIO OUT | Output voltage is 9V when M or H level applied to CTRL pin. |
| 11 | CTRL | L:BIAS OFF, M:BIAS ON, H:CD ON |
| 12 | CD OUT | Output voltage is 8V when H level applied to CTRL pin. |
| 13 | ILM AJ | Adjustment pin for ILM output voltage. |
| 14 | ILM OUT | Output voltage is 10V when M or H level applies to CTRL pin. |
| 15 | GND | Connected to GND. |

## HD74HC126FP-X (IC771) : Buffer

1.Terminal layout

3.Pin function

| Input |  | Output |
| :---: | :---: | :---: |
| C | A | Y |
| L | X | Z |
| H | L | H |
| H | H | L |

Note: H : High
L: Low
$\mathrm{X}: \mathrm{H}$ and L
Z:H.L.X
2.Block diagram


## ■ NJM4565V-X (IC171IC301,IC323,IC401,IC951) : Ope amp

## 1. Pin layout \& Block diagram


2. Pin function

| Pin <br> No. | Function |
| :---: | :--- |
| 1 | A output |
| 2 | A-input |
| 3 | A+input |
| 4 | V- |
| 5 | B+input |
| 6 | B-input |
| 7 | B output |
| 8 | $\mathrm{~V}+$ |

■ IC-PST9333U-X (IC702) : Reset IC

1. Pin layout

2. Block diagram

3. Pin function

| Pin No. | Symbol | Function |
| :---: | :--- | :--- |
| 1 | NC | Non connect |
| 2 | GND | GND terminal |
| 3 | VOUT | Reset signal output terminal |
| 4 | Vcc | Power supply terminal |

NJM4580V-X (IC671) : Ope amp

1. Pin layout \& Block diagram

2. Pin function

| Pin | Function |
| :---: | :--- |
| No | A output |
| 2 | A -input |
| 3 | A +input |
| 4 | V- |
| 5 | B +input |
| 6 | B -input |
| 7 | B output |
| 8 | V+ |

## LC75878W (IC501) : LCD driver

1. Pin layout

| $100 \sim 76$ |  |  |
| :---: | :---: | :---: |
| 1 |  | 75 |
| $\sim$ |  | $\sim$ |
| 25 |  | 51 |
|  | $26 \sim 50$ |  |

2. Block diagram

3. Pin function

| No. | Symbol | I/O |  |
| :---: | :--- | :---: | :--- |
| $1 \sim 73$ | S1~S73 | O | Segment driver output pin. |
| 74 | S74 / COM10 | O | Segment driver output pin. |
| 75 | S75 / COM9 | O | Segment driver output pin. |
| $76 \sim 83$ | COM8~COM1 | O | Common driver output pin. |
| $84 \sim 87$ | P1~P4 | O | General-purpose output pin. |
| 88 | VDD | - | Logic block power supply pin. |
| 89 | VLCD | - | LCD driver power supply pin. |
| 90 | VLCD0 | O | LCD driver bias 4/4 voltage (H-level) power pin. |
| 91 | VLCD1 | I | LCD driver bias 3/4 voltage (intermediate level) power pin. |
| 92 | VLCD2 | I | LCD driver bias 2/4 voltage (intermediate level) power pin. |
| 93 | VLCD3 | I | LCD driver bias 1/4 voltage (intermediate level) power pin. |
| 94 | VLCD4 | I | LCD driver bias 0/4 voltage (L-level) power pin. |
| 95 | VSS | - | Power supply pin to connect to ground. |
| 96 | OSC | I/O | Oscillator pin. |
| 97 | INH | I | Display off, general-purpose output port「LJ」 fixed input pin. |
| 98 | CE | I | Chip enable |
| 99 | CL | I | Synchronization clock |
| 100 | DI | I | Transfer data |

## M61508FP-X (IC911) : E. volume

1. Pin layout \& Block diagram

2. Pin function

| Pin No. | Symbol | Function |
| :---: | :---: | :--- |
| 1 | REF | Grand for IC signal |
| 2 | DEFP IN1 | Differential motion amp. Positive terminal |
| 3 | DEFN IN1 | Differential motion amp. Negative terminal |
| 4 | INA1 | Input terminal of input selector switch channel 1 |
| 5 | INB1 | Input terminal of input selector switch channel 1 |
| 6 | INC1 | Input terminal of input selector switch channel 1 |
| 7 | IND1 | Input terminal of input selector switch channel 1 |
| 8 | DEFN OUT1 | Differential output terminal (-) |
| 9 | SEL OUT1 | Input selector output terminal |
| 10 | VOL IN1 | Volume 1 input terminal |
| 11 | TONE OUT1 | Tone output terminal |
| 12 | FADER IN1 | Volume 2 input terminal |
| 13 | REAR OUT1 | Fader volume control (Rear) output terminal |
| 14 | FRONT OUT1 | Fader volume control (Front) output terminal |
| 15 | NonFader OUT1 | Non fader volume output terminal |
| 16 | GND | GND terminal |
| 17 | DATA | Control data input terminal |
| 18 | TEST1 | Test terminal |
| 19 | TEST2 | Test terminal |
| 20 | CLOCK | Clock input terminal for serial data transport |
| 21 | VDD | Power supply terminal for digital |
| 22 | NonFader OUT2 | Non fader volume control output terminal |
| 23 | FRONT OUT2 | Fader volume (Front) output terminal |
| 24 | REAR OUT2 | Fader volume (Rear) output terminal |
| 25 | FADER IN2 | Volume 2 input terminal |
| 26 | TONE OUT2 | Tone output terminal |
| 27 | VOL IN2 | Volume 1 input terminal |
| 28 | SEL OUT2 | Input selector output terminal |
| 29 | DEFN OUT1 | Differential output terminal (-) |
| 30 | IND2 | Input terminal of input selector switch channel 2 |
| 31 | INC2 | Input terminal of input selector switch channel 2 |
| 32 | INB2 | Input terminal of input selector switch channel 2 |
| 33 | INA2 | Input terminal of input selector switch channel 2 |
| 34 | DEFN IN1 | Differential motion amp negative input terminal |
| 35 | DEFP IN1 | Differential motion amp positive input terminal |
| 36 | VCC | Power supply terminal |
|  |  |  |

## PCM1716E-X (IC681) : D/A converter

1. Pin layout $28 \square \square \square \square \square \square \square \square \square \square \square \square \square^{15}$

2. Block diagram

3. Pin function

| Pin <br> No. | Symbol | I/O | Function |
| :---: | :---: | :---: | :--- |
| 1 | LRCK | I | LRCK clock input |
| 2 | DATA | I | Serial audio data input |
| 3 | BCK | I | Bit clock input for serial audio data |
| 4 | CLKO | O | Buffered output of system clock |
| 5 | XTI | I | Oscillator input / External clock input |
| 6 | XTO | O | Oscillator output |
| 7 | DGND | - | Digital ground |
| 8 | VDD | - | Digital power +5 V |
| 9 | VDD2R | - | Analog power +5 V |
| 10 | AGND2R | - | Analog ground |
| 11 | EXTR | O | Rch common pin of analog output amp |
| 12 | NC | - | Non connection |
| 13 | VOUTR | O | Rch analog voltage output of audio signal |
| 14 | AGND1 | - | Analog ground |
| 15 | Vcc1 | - | Analog power +5 V |
| 16 | VOUTL | O | Lch analog voltage output of audio signal |
| 17 | NC | - | Non connection |
| 18 | EXTL | O | Lch common pin of analog output amp |
| 19 | AGND2L | - | Analog ground |
| 20 | Vcc2L | - | Analog power +5 V |
| 21 | ZERO | O | Zero data flag |
| 22 | RST | I | Reset |
| 23 | CS/IWO | I | Chip select / Input format selection |
| 24 | MODE | I | Mode control select |
| 25 | MUTE | I | Mute control |
| 26 | MD/DM0 | I | Mode control, Data / De-emphasis selection 1 |
| 27 | MC/DM1 | I | Mode control, BCK / De-emphasis selection 2 |
| 28 | ML/IIS | I | Mode control, WDCK / Input format selection |

RPM6938-SV4 (IC561) : Remote sensor
1.Block diagram


## TA8273H (IC941) : Power amp

1. Pin layout


## 2. Block diagram



## TA2147F-X (IC601) : RF amp


2. Pin function

| Pin <br> No. | Symbol | I/O | Function |
| :---: | :---: | :---: | :--- |
| 1 | VCC | - | 3.3V power supply pin |
| 2 | FNI | I | Main-beam amp input pin |
| 3 | FPI | I | Main-beam amp input pin |
| 4 | TPI | I | Sub-beam amp input pin |
| 5 | TNI | I | Sub-beam amp input pin |
| 6 | MDI | I | Monitor photo diode amp input pin |
| 7 | LDO | O | Laser diode amp output pin |
| 8 | SEL | I | APC circuit ON/OFF control signal, laser diode control signal input <br> or bottom/peak detection frequency change pin |
| 9 | TEBC | I | Tracking error balance adjustment signal input pin |
| 10 | TEN | I | Tracking error signal generation amp negative-phase input pin |
| 11 | TEO | O | Tracking error signal generation amp output pin |
| 12 | RFDC | O | RF signal peak detection output pin |
| 13 | GVSW | I | AGC/FE/TE amp gain change pin |
| 14 | VRO | O | Reference voltage output pin |
| 15 | FEO | O | Focus error signal generation amp output pin |
| 16 | FEN | I | Focus error signal generation amp negative-phase input pin |
| 17 | RFRP | O | Signal amp output pin for track count |
| 18 | RFRPIN | I | Signal generation amp input pin for track count |
| 19 | RFGO | O | RF signal amplitude adjustment amp output pin |
| 20 | RFGC | I | RF amplitude adjustment control signal input pin |
| 21 | AGCIN | I | RF signal amplitude adjustment amp input pin |
| 22 | RFO | O | RF signal generation amp output pin |
| 23 | RFN | I | RF signal generation amp input pin |
| 24 | GND | - | GND pin |

## TC74HC123AF－XE（IC801）：Multi viblator

1．Pin layout


2．Pin function

| INPUTS |  |  | OUTPUTS |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A | B | CLR | Q | Q |  |
| 乙 | H | H | ת | 凹 | Output enable |
| X | L | H | L | H | Inhibit |
| H | X | H | L | H | Inhibit |
| L | 」 | H | $\Omega$ | い | Output enable |
| L | H | $\Gamma$ | $\Omega$ | い | Output enable |
| X | X | L | ， | H | Inhibit |



## KD-SH77/KD-SH55

